View ITF87068SQT_1257873.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ITF87068SQT
Data Sheet March 2000 File Number 4811.2
9A, 20V, 0.015 Ohm, P-Channel, 2.5V Specified Power MOSFET Packaging
TSSOP-8
5 1 23 4
Features
* Ultra Low On-Resistance - rDS(ON) = 0.015, VGS = -4.5V - rDS(ON) = 0.016, VGS = -4.0V - rDS(ON) = 0.023, VGS = -2.5V * 2.5V Gate Drive Capability * Gate to Source Protection Diode * Simulation Models - Temperature Compensated PSPICETM and SABER Electrical Models - Spice and SABER Thermal Impedance Models - www.intersil.com * Peak Current vs Pulse Width Curve * Transient Thermal Impedance Curve vs Board Mounting Area
Symbol
DRAIN(1) SOURCE(2) DRAIN(8) SOURCE(7)
* Switching Time vs RGS Curves
Ordering Information
PART NUMBER PACKAGE TSSOP-8 87068 BRAND ITF87068SQT
SOURCE(3) GATE(4)
SOURCE(6) DRAIN(5)
NOTE: When ordering, use the entire part number. ITF87068SQT2 is available only in tape and reel.
Absolute Maximum Ratings
TA = 25oC, Unless Otherwise Specified ITF87068SQT -20 -20 12 9.0 9.0 5.5 4.5 Figure 4 2.0 16 -55 to 150 300 260 UNITS V V V A A A A W mW/oC oC
oC oC
Drain to Source Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDSS Drain to Gate Voltage (RGS = 20k) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDGR Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VGS Drain Current Continuous (TA = 25oC, VGS = -4.5V) (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID Continuous (TA = 25oC, VGS = -4.0V) (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID Continuous (TA = 100oC, VGS = -4.0V) (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID Continuous (TA = 100oC, VGS = -2.5V) (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID Pulsed Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .IDM Power Dissipation (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PD Derate Above 25oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ, TSTG Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .TL Package Body for 10s, See Techbrief TB370 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Tpkg NOTES: 1. TJ = 25oC to 125oC. 2. 62.5oC/W measured using FR-4 board with 1.0 in2 (645.2 mm2) copper pad at 10s.
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
1
CAUTION: These devices are sensitive to electrostatic discharge. Follow proper ESD Handling Procedures. SABER(c) is a Copyright of Analogy Inc. PSPICE(R) is a registered trademark of MicroSim Corporation. 1-888-INTERSIL or 321-724-7143 | Copyright (c) Intersil Corporation 2000
ITF87068SQT
Electrical Specifications
PARAMETER OFF STATE SPECIFICATIONS Drain to Source Breakdown Voltage Zero Gate Voltage Drain Current Gate to Source Leakage Current ON STATE SPECIFICATIONS Gate to Source Threshold Voltage Drain to Source On Resistance VGS(TH) rDS(ON) VGS = VDS, ID = 250A Figure 10 ID = 9.0A, VGS = -4.5V Figures 8,9 ID = 5.5A, VGS = -4.0V Figure 8 ID = 4.5A, VGS = -2.5V Figure 8 THERMAL SPECIFICATIONS Thermal Resistance Junction to Ambient RJA Pad Area = 1.0 in2 (645.2 mm2) (Note 2) Pad Area = 0.035 in2 (22.4 mm2) Figure 20 Pad Area = 0.0045 in2 (2.88 mm2) Figure 20 SWITCHING SPECIFICATIONS VGS = -2.5V Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time SWITCHING SPECIFICATIONS VGS = -4.5V Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time GATE CHARGE SPECIFICATIONS Total Gate Charge Gate Charge at -2V Threshold Gate Charge Gate to Source Gate Charge Gate to Drain "Miller" Charge CAPACITANCE SPECIFICATIONS Input Capacitance Output Capacitance Reverse Transfer Capacitance CISS COSS CRSS VDS = -10V, VGS = 0V, f = 1MHz Figure 12 3000 685 315 pF pF pF Qg(TOT) Qg(-2) Qg(TH) Qgs Qgd VGS = 0V to -4.5V VGS = 0V to -2V VGS = 0V to -0.5V VDD = -10V, ID = 9.0A, Ig(REF) = -1.0mA Figures 13, 16, 17 28 14 1.5 3.5 5.5 nC nC nC nC nC td(ON) tr td(OFF) tf VDD = -10V, ID = 9.0A VGS = -4.5V, RGS = 5 Figures 15, 18, 19 17 110 68 92 ns ns ns ns td(ON) tr td(OFF) tf VDD = -10V, ID = 4.5A VGS = -2.5V, RGS = 5 Figures 14, 18, 19 25 120 50 68 ns ns ns ns 62.5 165.4 206.8
oC/W oC/W oC/W
TA = 25oC, Unless Otherwise Specified SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
BVDSS IDSS IGSS
ID = 250A, VGS = 0V Figure 11 VDS = -20V, VGS = 0V VGS = 12V
-20 -
-
-10 10
V A A
-0.5 -
0.012 0.013 0.017
-1.5 0.015 0.016 0.023
V
Source to Drain Diode Specifications
PARAMETER Source to Drain Diode Voltage Reverse Recovery Time Reverse Recovered Charge SYMBOL VSD trr QRR ISD = -9.0A ISD = -9.0A, dISD/dt = 100A/s ISD = -9.0A, dISD/dt = 100A/s TEST CONDITIONS MIN TYP -0.8 26 12 MAX UNITS V ns nC
2
ITF87068SQT Typical Performance Curves
1.2 POWER DISSIPATION MULTIPLIER 1.0 ID, DRAIN CURRENT (A) 0.8 0.6 0.4 0.2 0 -10
-8
VGS = -4.5V, RJA = 62.5oC/W
-6
-4 VGS = -2.5V, RJA = 206.8oC/W
-2
0 0 25 50 75 100 125 150 25 50 75 100 125 150 TA , AMBIENT TEMPERATURE (oC) TA, AMBIENT TEMPERATURE (oC)
FIGURE 1. NORMALIZED POWER DISSIPATION vs AMBIENT TEMPERATURE
FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs AMBIENT TEMPERATURE
3 1 THERMAL IMPEDANCE ZJA, NORMALIZED DUTY CYCLE - DESCENDING ORDER 0.5 0.2 0.1 0.05 0.02 0.01 PDM t1 t2 NOTES: DUTY FACTOR: D = t1/t2 PEAK TJ = PDM x ZJA x RJA + TA 10-1 100 101 102 103 RJA = 62.5oC/W
0.1
0.01
SINGLE PULSE 0.001 10-5 10-4 10-3 10-2 t, RECTANGULAR PULSE DURATION (s)
FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE
1000
RJA = 62.5oC/W
TC = 25oC FOR TEMPERATURES ABOVE 25oC DERATE PEAK CURRENT AS FOLLOWS:
IDM, PEAK CURRENT (A)
100
VGS = -4.5V
I = I25
150 - TA 125
VGS = -2.5V
10 5
TRANSCONDUCTANCE MAY LIMIT CURRENT IN THIS REGION 10-5 10-4 10-3 10-2 10-1 t, PULSE WIDTH (s) 100 101 102 103
FIGURE 4. PEAK CURRENT CAPABILITY
3
ITF87068SQT Typical Performance Curves
-300
(Continued)
SINGLE PULSE TJ = MAX RATED TA = 25oC 100s ID, DRAIN CURRENT (A) -25 PULSE DURATION = 80s DUTY CYCLE = 0.5% MAX VDD = -15V
ID, DRAIN CURRENT (A)
-100
-20
-15
-10 OPERATION IN THIS AREA MAY BE LIMITED BY rDS(ON) -1 -1 RJA = 62.5oC/W -10
1ms
-10 TJ = 150oC -5 TJ = 25oC TJ = -55oC
10ms -0 -0.5
-50
-1.0
-1.5
-2.0
VDS, DRAIN TO SOURCE VOLTAGE (V)
VGS, GATE TO SOURCE VOLTAGE (V)
FIGURE 5. FORWARD BIAS SAFE OPERATING AREA
FIGURE 6. TRANSFER CHARACTERISTICS
-25
ID, DRAIN CURRENT (A)
-20
rDS(ON), DRAIN TO SOURCE ON RESISTANCE (m)
VGS = -4.5V VGS = -3V VGS = -2.5V VGS = -2V
50 ID = -9A 40 PULSE DURATION = 80s DUTY CYCLE = 0.5% MAX
-15
30
-10 VGS = -1.5V -5 TA = 25oC 0 -0.5 -1.0 PULSE DURATION = 80s DUTY CYCLE = 0.5% MAX
20
ID = -2A
0
10 -1.5 -2.0 -1 -2 -3 -4 -5 VGS, GATE TO SOURCE VOLTAGE (V)
VDS, DRAIN TO SOURCE VOLTAGE (V)
FIGURE 7. SATURATION CHARACTERISTICS
FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT
1.6 NORMALIZED DRAIN TO SOURCE ON RESISTANCE PULSE DURATION = 80s DUTY CYCLE = 0.5% MAX 1.4
VGS = -4.5V, ID = -9A NORMALIZED GATE THRESHOLD VOLTAGE
1.4 VGS = VDS, ID = -250A 1.2
1.2
1.0
1.0
0.8
0.8
0.6
0.6 -80 -40 0 40 80 120 160 TJ, JUNCTION TEMPERATURE (oC)
0.4 -80
-40
0
40
80
120
160
TJ, JUNCTION TEMPERATURE (oC)
FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE
FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE
4
ITF87068SQT Typical Performance Curves
1.1 NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE ID = -250A C, CAPACITANCE (pF) CISS = CGS + CGD COSS CDS + CGD 1000
(Continued)
5000
1.05
1.0
CRSS = CGD VGS = 0V, f = 1MHz 100 -0.1
0.95 -80
-40
0
40
80
120
160
-1 VDS , DRAIN TO SOURCE VOLTAGE (V)
-10
-20
TJ , JUNCTION TEMPERATURE (oC)
FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE
FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
400 -5 VGS , GATE TO SOURCE VOLTAGE (V) VDD = -10V -4 SWITCHING TIME (ns) 300 tf 200 td(OFF) 100 td(ON) 0 0 0 5 10 15 20 25 30 35 RGS, GATE TO SOURCE RESISTANCE () Qg, GATE CHARGE (nC) 10 20 30 40 50 VGS = -2.5V, VDD = -10V, ID = -4.5A tr
-3
-2 WAVEFORMS IN DESCENDING ORDER: ID = -9A ID = -2A
-1
0
NOTE: Refer to Intersil Application Notes AN7254 and AN7260. FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT
FIGURE 14. SWITCHING TIME vs GATE RESISTANCE
400 VGS = -4.5V, VDD = -10V, ID = -9A SWITCHING TIME (ns) 300 tf 200 tr 100 td(ON) 0 0 10 20 30 40 50 RGS, GATE TO SOURCE RESISTANCE () td(OFF)
FIGURE 15. SWITCHING TIME vs GATE RESISTANCE
5
ITF87068SQT Test Circuits and Waveforms
Qgs RL 0 VGS = -0.5V VGS Qg(TH) Qgd VDS
VDS
VDD
+
-VGS Qg(-2) VDD Qg(TOT) 0 Ig(REF)
VGS = -2V
DUT Ig(REF)
VGS = -4.5V
FIGURE 16. GATE CHARGE TEST CIRCUIT
FIGURE 17. GATE CHARGE WAVEFORMS
tON td(ON) RL VDS VGS
tOFF td(OFF) tr tf 10% 10%
+
0
0V RGS -VGS DUT 0
VDS
90%
90%
10% 50% VGS PULSE WIDTH 90% 50%
FIGURE 18. SWITCHING TIME TEST CIRCUIT
FIGURE 19. SWITCHING TIME WAVEFORM
Thermal Resistance vs Mounting Pad Area
The maximum rated junction temperature, TJM , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, PDM , in an application. Therefore the application's ambient temperature, TA (oC), and thermal resistance RJA (oC/W) must be reviewed to ensure that TJM is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.
( T JM - T A ) P DM = -----------------------------Z JA
1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board. 2. The number of copper layers and the thickness of the board. 3. The use of external heat sinks. 4. The use of thermal vias. 5. Air flow and board orientation. 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in. Intersil provides thermal information to assist the designer's preliminary application evaluation. Figure 20 defines the RJA for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the
(EQ. 1)
In using surface mount devices such as the TSSOP-8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of PDM is complex and influenced by many factors: 6
ITF87068SQT
necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Intersil device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve. Displayed on the curve are RJA values listed in the Electrical Specifications table. The points were chosen to depict the compromise between the copper board area, the thermal resistance and ultimately the power dissipation, PDM . Thermal resistances corresponding to other copper areas can be obtained from Figure 20 or by calculation using Equation 2. RJA is defined as the natural log of the area times a coefficient added to a constant. The area, in square inches is the top copper area including the gate and source pads.
R JA = 97.5 - 20.2 x
Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.
240 220 200 RJA (oC/W) 180 165.4oC/W - 0.035in2 160 140 120 100 RJA = 97.5 - 20.2*ln(AREA) 206.8oC/W - 0.0045in2
ln ( Area )
(EQ. 2)
The transient thermal impedance (ZJA) is also effected by varied top copper board area. Figure 21 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.
150 COPPER BOARD AREA - DESCENDING ORDER 120 ZJA, THERMAL IMPEDANCE (oC/W) 0.04 in2 0.28 in2 0.52 in2 0.76 in2 1.00 in2
80 0.001
0.01
0.1
1.0
AREA, TOP COPPER AREA (in2)
FIGURE 20. THERMAL RESISTANCE vs MOUNTING PAD AREA
90
60
30
0 10-1 100 101 t, RECTANGULAR PULSE DURATION (s) 102 103
FIGURE 21. THERMAL IMPEDANCE vs MOUNTING PAD AREA
7
ITF87068SQT PSPICE Electrical Model
.SUBCKT ITF87068SQ 2 1 3 ;
CA 12 8 2.8e-9 CB 15 14 2.8e-9 CIN 6 8 2.7e-9 DBODY 5 7 DBODYMOD DBREAK 7 11 DBREAKMOD DESD1 91 9 DESD1MOD DESD2 91 7 DESD2MOD DPLCAP 10 6 DPLCAPMOD EBREAK 5 11 17 18 -31.3 EDS 14 8 5 8 1 EGS 13 8 6 8 1 ESG 5 10 8 6 1 EVTHRES 6 21 19 8 1 EVTEMP 6 20 18 22 1 IT 8 17 1 LDRAIN 2 5 1.0e-9 LGATE 1 9 4.4e-9 LSOURCE 3 7 4.5e-9 MMED 16 6 8 8 MMEDMOD MSTRO 16 6 8 8 MSTROMOD MWEAK 16 21 8 8 MWEAKMOD RBREAK 17 18 RBREAKMOD 1 RDRAIN 50 16 RDRAINMOD 5.8e-3 RGATE 9 20 3.5 RLDRAIN 2 5 10 RLGATE 1 9 9 44 RLSOURCE 3 7 45 RSLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 RSOURCE 8 7 RSOURCEMOD 3.2e-3 RVTHRES 22 8 RVTHRESMOD 1 RVTEMP 18 19 RVTEMPMOD 1 S1A S1B S2A S2B 6 12 13 8 S1AMOD 13 12 13 8 S1BMOD 6 15 14 13 S2AMOD 13 15 14 13 S2BMOD
LGATE GATE 1 RLGATE DESD1 91 DESD2 CIN RGATE 9 EVTEMP ESG 10 LDRAIN + 5 RLDRAIN EBREAK ESLC 50 DBODY + 17 18 DRAIN 2 RSLC1 51
REV 25 Jan 2000
-
8 6
RSLC2
5 51 DPLCAP EVTHRES + 19 8 6
-
20
18 + 22
S1A 12 S1B CA 13 + EGS 6 8 13 8
S2A 14 13 S2B CB + EDS 5 8 14 IT 15 17
-
-
VBAT 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*200),2.8))} .MODEL DBODYMOD D (IS = 2.8e-10 RS = 4.7e-3 TRS1 = 1.75e-3 TRS2 = -1.0e-6 N = 1.08 IKF = 0.8 CJO = 1.2e-9 TT = 1.0e-9 M = 0.5) .MODEL DBREAKMOD D (RS = 3.5e-1 TRS1 = 1.0e-3 TRS2 = -2.0e-5) .MODEL DESD1MOD D (BV=12.2 TBV1= -2.0e-3 RS=35 N=12.4) .MODEL DESD2MOD D (BV=12.4 TBV1= -2.0e-3 RS=35 N=12.5) .MODEL DPLCAPMOD D (CJO = 1.25e-9 IS = 1e-30 N=10 VJ=0.39 M = 0.41) .MODEL MMEDMOD PMOS (VTO = -1.0 KP = 35 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 3.5 RS = 0.1) .MODEL MSTROMOD PMOS (VTO = -1.16 KP = 100 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL MWEAKMOD PMOS (VTO = -0.7 KP = 0.1 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 35 RS = 0.1) .MODEL RBREAKMOD RES (TC1 = 6.3e-4 TC2 = -5.0E-7) .MODEL RDRAINMOD RES (TC1 = 5.0e-3 TC2 = 1.2e-6) .MODEL RSLCMOD RES (TC1 = 1.0e-3 TC2 = 1.0e-6) .MODEL RSOURCEMOD RES (TC1 = 1e-3 TC2 = 1e-6) .MODEL RVTHRESMOD RES (TC1 = 1.2e-3 TC2 = 4.9e-6) .MODEL RVTEMPMOD RES (TC1 = -3.3e-4 TC2 = -1.0e-7) .MODEL S1AMOD VSWITCH (RON = 1e-5 .MODEL S1BMOD VSWITCH (RON = 1e-5 .MODEL S2AMOD VSWITCH (RON = 1e-5 .MODEL S2BMOD VSWITCH (RON = 1e-5 .ENDS ROFF = 0.1 ROFF = 0.1 ROFF = 0.1 ROFF = 0.1 VON = 2.5 VOFF= 1.5) VON = 1.5 VOFF= 2.5) VON = 0.75 VOFF= -0.5) VON = -0.5 VOFF= 0.75)
NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.
8
+
-
-
RDRAIN 21 16 MWEAK MMED MSTRO 8 RSOURCE DBREAK 11
LSOURCE 7 RLSOURCE SOURCE 3
RBREAK 18 RVTEMP 19
VBAT +
8 22 RVTHRES
ITF87068SQT SABER Electrical Model
REV 25 Jan 2000 template ITF87068SQ n2,n1,n3 electrical n2,n1,n3 { var i iscl dp..model dbodymod = (isl = 2.8e-10, nl = 1.08, cjo = 1.2e-9, tt = 1.0e-9, m = 0.5, rs = 4.7e-3, trs1 = 1.75e-3, trs2 = -1.0e-6, ikf = 0.8) dp..model dbreakmod = (rs = 3.5e-1, trs1 = 1.0e-3, trs2 = -2.0e-5) dp..desd1mod = (bv = 12.2, tbv1 = -2.0e-3, rs = 35, nl = 12.4) dp..desd2mod = (bv = 12.4, tbv1 = -2.0e-3, rs = 35, nl = 12.5) dp..model dplcapmod = (cjo = 1.25e-9, isl = 10e-30, nl = 10, vj=0.39, m = 0.41 ) m..model mmedmod = (type=_p, vto = -1.0, kp = 35, is = 1e-30, tox = 1, rs=0.1) m..model mstrongmod = (type=_p, vto = -1.16, kp = 100, is = 1e-30, tox = 1) LDRAIN ESG m..model mweakmod = (type=_p, vto = -0.7, kp = 0.1, is = 1e-30, tox = 1 rs=0.1) 5 sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = 2.5, voff = 1.5) -8+ 6 sw_vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = 1.5, voff = 2.5) sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = 0.75, voff = -0.5) RLDRAIN + 10 RSLC1 sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = -0.5, voff = 0.75) EBREAK 17
51
DRAIN 2
c.ca n12 n8 = 2.8e-9 c.cb n15 n14 = 2.8e-9 c.cin n6 n8 = 2.7e-9 dp.dbody n5 n7 = model=dbodymod dp.dbreak n7 n11 = model=dbreakmod dp.dplcap n10 n6 = model=dplcapmod dp.desd1 n91 n9 = model=desd1mod dp.desd2 n91 n7 = model=desd2mod i.it n8 n17 = 1 l.ldrain n2 n5 = 1.0e-9 l.lgate n1 n9 = 4.4e-9 l.lsource n3 n7 = 4.5e-9 m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1 = 6.3e-4, tc2 = -5.0e-7 res.rdrain n50 n16 = 5.8e-3, tc1 = 5.0e-3, tc2 = 1.2e-6 res.rgate n9 n20 = 3.5 res.rldrain n2 n5 = 10 res.rlgate n1 n9 = 44 res.rlsource n3 n7 = 45 res.rslc1 n5 n51 = 1e-6, tc1 = 1.0e-3, tc2 = 1.0e-6 res.rslc2 n5 n50 = 1e3 res.rsource n8 n7 = 3.2e-3, tc1 = 1.0e-3, tc2 = 1.0e-6 res.rvtemp n18 n19 = 1, tc1 = -3.3e-4, tc2 = -1.0e-7 res.rvthres n22 n8 = 1, tc1 = 1.2e-3, tc2 = 4.9e-6 spe.ebreak n11 n7 n17 n18 = -31.3 spe.eds n14 n8 n5 n8 = 1 spe.egs n13 n8 n6 n8 = 1 spe.esg n5 n10 n8 n6 = 1 spe.evtemp n6 n20 n18 n22 = 1 spe.evthres n6 n21 n19 n8 = 1 sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1
12 CA DPLCAP
RSLC2 ISCL 50 RDRAIN EVTHRES + 19 8 6 MSTRO CIN 16 21 MMED
11
18
LGATE GATE 1 RLGATE 91 RGATE 9
EVTEMP
MWEAK
-
DBODY
20 DESD1 DESD2
18 + 22
DBREAK 8 RSOURCE 7
LSOURCE
SOURCE 3
RLSOURCE S1A S2A RBREAK 13 8 S1B 13 + EGS 6 8 EDS 14 13 S2B CB + 5 8 14 IT 15 17 18 RVTEMP 19
VBAT +
-
-
8 RVTHRES
22
equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/200))** 2.8)) } }
9
ITF87068SQT SPICE Thermal Model
REV 27 December 1999 ITF87068SQT Copper Area = 1.0 in2 CTHERM1 th 8 1.5e-3 CTHERM2 8 7 5.0e-3 CTHERM3 7 6 1.0e-2 CTHERM4 6 5 2.0e-2 CTHERM5 5 4 5.0e-2 CTHERM6 4 3 0.2 CTHERM7 3 2 0.5 CTHERM8 2 tl 3.0 RTHERM1 th 8 0.15 RTHERM2 8 7 0.5 RTHERM3 7 6 1.25 RTHERM4 6 5 8 RTHERM5 5 4 12 RTHERM6 4 3 12 RTHERM7 3 2 18 RTHERM8 2 tl 25
th
JUNCTION
RTHERM1 8
CTHERM1
RTHERM2 7
CTHERM2
RTHERM3 6
CTHERM3
SABER Thermal Model
Copper Area = 1.0 in2 template thermal_model th tl thermal_c th, tl { ctherm.ctherm1 th 8 = 1.5e-3 ctherm.ctherm2 8 7 = 5.0e-3 ctherm.ctherm3 7 6 = 1.0e-2 ctherm.ctherm4 6 5 = 2.0e-2 ctherm.ctherm5 5 4 = 5.0e-2 ctherm.ctherm6 4 3 = 0.2 ctherm.ctherm7 3 2 = 0.5 ctherm.ctherm8 2 tl = 3.0 rtherm.rtherm1 th 8 = 0.15 rtherm.rtherm2 8 7 = 0.5 rtherm.rtherm3 7 6 = 1.25 rtherm.rtherm4 6 5 = 8 rtherm.rtherm5 5 4 = 12 rtherm.rtherm6 4 3 = 12 rtherm.rtherm7 3 2 = 18 rtherm.rtherm8 2 tl = 25 }
RTHERM4 5
CTHERM4
RTHERM5 4
CTHERM5
RTHERM6 3
CTHERM6
RTHERM7 2
CTHERM7
RTHERM8
CTHERM8
tl
CASE
TABLE 1. THERMAL MODELS COMPONENT CTHERM6 CTHERM7 CTHERM8 RTHERM6 RTHERM7 RTHERM8 0.04 in2 0.12 0.25 1.3 26 39 49.5 0.28 in2 0.2 0.48 2.3 20 24 36.8 0.52 in2 0.28 0.45 2.2 15 21 39 0.76 in2 0.19 0.39 2.7 11 21 29.5 1.0 in2 0.2 0.5 3.0 12 18 25
10
ITF87068SQT MO-153AA (TSSOP-8)
8 LEAD JEDEC MO-153AA TSSOP PLASTIC PACKAGE
E E1 8 A A1
INCHES SYMBOL A MIN 0.041 0.002 0.010 0.005 0.114 0.244 0.170 0.122 0.260 0.177 MAX 0.047 0.006 0.012
MILLIMETERS MIN 1.05 0.05 0.25 0.127 2.90 6.20 4.30 3.10 6.60 4.50 MAX 1.20 0.15 0.30 NOTES 2 3 4
e
D 5 4
A1 b c
b c
D E E1 e
0.004 IN 0.10mm
0.025 BSC 0.020 0.028
0.65 BSC 0.50 0.70
L 0o-8o 0.015 0.4 0.035 0.9
L
0.025 0.65 0.232 5.9 0.077 1.95
NOTES: 1. These dimensions are within allowable dimensions of Rev. E of JEDEC MO-153AA outline dated 10-97. 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.006 inches (0.15mm) per side. 3. Dimension "E1" does not include inter-lead flash or protrusions. Interlead flash and protrusions shall not exceed 0.010 inches (0.25mm) per side. 4. "L" is the length of terminal for soldering. 5. Controlling dimension: Millimeter 6. Revision 2 dated: 1-00.
MO-153AA (TSSOP-8)
12mm TAPE AND REEL
20.4mm 1.5mm DIA. HOLE 4.0mm 2.0mm 1.75mm C L 12mm 330mm 53.5mm
13mm
8.0mm USER DIRECTION OF FEED
13.4mm
COVER TAPE
GENERAL INFORMATION 1. 3000 PIECES PER REEL. 2. ORDER IN MULTIPLES OF FULL REELS ONLY. 3. MEETS EIA-481 REVISION "A" SPECIFICATIONS.
11
ITF87068SQT
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site www.intersil.com
Sales Office Headquarters
NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029
12

▲Up To Search▲

Price & Availability of ITF87068SQT

	To Download ITF87068SQT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .